WHAT IS CLAIMED IS:

- 1. A heterojunction type compound semiconductor field effect transistor comprising:
- a channel layer provided on a compound semiconductor substrate and composed of intrinsic GaAs or InGaAs;

5

15

20

- a first electron supply layer provided on the channel layer and composed of AlGaAs doped with n type impurities;
- an electric field strength reducing layer provided on the first electron supply layer and composed of intrinsic InGaP;
 - a first contact layer provided on the electric field strength reducing layer and composed of GaAs or InGaAs doped with n type impurities;
 - a recess stopper layer provided on the first contact layer and composed of intrinsic InGaP;
 - a second contact layer provided on the recess stopper layer and composed of GaAs doped with n type impurities of a concentration higher than that of the first contact layer;
 - a wide recess opening formed to penetrate the second contact layer so as to expose a surface of the recess stopper layer;
- a narrow recess opening formed in the wide recess opening to penetrate the recess stopper layer, the first contact layer, and the electric field strength

reducing layer so as to expose a surface of the first electron supply layer;

a gate electrode provided on the surface of the first electron supply layer exposed from a bottom of the narrow recess opening; and

5

10

25

a source electrode and a drain electrode provided on the second contact layer outside the wide recess opening so that the wide recess opening is sandwiched between the source electrode and the drain electrode.

- 2. The heterojunction type compound semiconductor field effect transistor according to claim 1, wherein each of the electric field strength reducing layer and the recess stopper layer is thinner than the first contact layer.
- 3. The heterojunction type compound semiconductor field effect transistor according to claim 1, wherein the compound semiconductor substrate includes a semi-insulating GaAs substrate, a buffer layer provided on the semi-insulating GaAs substrate and having a superlattice structure, and a second electron supply layer provided on the buffer layer and under the channel layer and composed of AlGaAs doped with n type impurities.
 - 4. A heterojunction type compound semiconductor field effect transistor comprising:

a channel layer provided on a compound semiconductor substrate and composed of intrinsic GaAs or InGaAs;

5

10

15

20

25

a first electron supply layer provided on the channel layer and composed of AlGaAs doped with n type impurities;

an electric field strength reducing layer provided on the first electron supply layer and composed of intrinsic InGaP;

a first contact layer provided on the electric field strength reducing layer and composed of GaAs or InGaAs doped with n type impurities;

a recess stopper layer provided on the first contact layer and composed of intrinsic InGaP;

a second contact layer provided on the recess stopper layer and composed of GaAs doped with n type impurities of a concentration higher than that of the first contact layer;

a wide recess opening formed to penetrate the second contact layer and the recess stopper layer so as to expose a surface of the first contact layer;

a narrow recess opening formed in the wide recess opening to penetrate the first contact layer and the electric field strength reducing layer so as to expose a surface of the first electron supply layer;

a gate electrode provided on the surface of the first electron supply layer exposed from a bottom of the narrow recess opening; and

a source electrode and a drain electrode provided

on the second contact layer outside the wide recess opening so that the wide recess opening is sandwiched between the source electrode and the drain electrode.

5. The heterojunction type compound semiconductor field effect transistor according to claim 4, wherein each of the electric field strength reducing layer and the recess stopper layer is thinner than the first contact layer.

5

25

- 6. The heterojunction type compound semiconductor field effect transistor according to claim 4, wherein the compound semiconductor substrate includes a semi-insulating GaAs substrate, a buffer layer provided on the semi-insulating GaAs substrate and having a superlattice structure, and a second electron supply layer provided on the buffer layer and under the channel layer and composed of AlGaAs doped with n type impurities.
 - 7. A heterojunction type compound semiconductor field effect transistor comprising:
- a channel layer provided on a compound semiconductor substrate and composed of intrinsic GaAs or InGaAs;
 - a first electron supply layer provided on the channel layer and composed of AlGaAs doped with n type impurities;

an electric field strength reducing layer provided on the first electron supply layer and composed of

intrinsic InGaP;

5

10

15

20

25

a first contact layer provided on the electric field strength reducing layer and composed of GaAs or InGaAs doped with n type impurities;

a recess stopper layer provided on the first contact layer and composed of intrinsic InGaP;

a second contact layer provided on the recess stopper layer and composed of GaAs doped with n type impurities of a concentration higher than that of the first contact layer;

a wide recess opening formed to penetrate the second contact layer so as to expose a surface of the recess stopper layer;

a narrow recess opening formed in the wide recess opening to penetrate the recess stopper layer and the first contact layer so as to expose a surface of the electric field strength reducing layer;

a gate electrode provided on the surface of the electric field strength reducing layer exposed from a bottom of the narrow recess opening; and

a source electrode and a drain electrode provided on the second contact layer outside the wide recess opening so that the wide recess opening is sandwiched between the source electrode and the drain electrode.

8. The heterojunction type compound semiconductor field effect transistor according to claim 7, wherein each of the electric field strength reducing layer and

the recess stopper layer is thinner than the first contact layer.

5

10

25

- 9. The heterojunction type compound semiconductor field effect transistor according to claim 7, wherein the compound semiconductor substrate includes a semi-insulating GaAs substrate, a buffer layer provided on the semi-insulating GaAs substrate and having a superlattice structure, and a second electron supply layer provided on the buffer layer and under the channel layer and composed of AlGaAs doped with n type impurities.
- 10. A heterojunction type compound semiconductor field effect transistor comprising:
- a channel layer provided on a compound

 15 semiconductor substrate and composed of intrinsic GaAs

 or InGaAs;
 - a first electron supply layer provided on the channel layer and composed of AlGaAs doped with n type impurities;
- an electric field strength reducing layer provided on the first electron supply layer and composed of intrinsic InGaP;
 - a first contact layer provided on the electric field strength reducing layer and composed of GaAs or InGaAs doped with n type impurities;
 - a recess stopper layer provided on the first contact layer and composed of intrinsic InGaP;

a second contact layer provided on the recess stopper layer and composed of GaAs doped with n type impurities of a concentration higher than that of the first contact layer;

5

10

15

20

25

a wide recess opening formed to penetrate the second contact layer and the recess stopper layer so as to expose a surface of the first contact layer;

a narrow recess opening formed in the wide recess opening to penetrate the first contact layer so as to expose a surface of the electric field strength reducing layer;

a gate electrode provided on the surface of the electric field strength reducing layer exposed from a bottom of the narrow recess opening; and

a source electrode and a drain electrode provided on the second contact layer outside the wide recess opening so that the wide recess opening is sandwiched between the source electrode and the drain electrode.

- 11. The heterojunction type compound semiconductor field effect transistor according to claim 10, wherein each of the electric field strength reducing layer and the recess stopper layer is thinner than the first contact layer.
- 12. The heterojunction type compound semiconductor field effect transistor according to claim 10, wherein the compound semiconductor substrate includes a semi-insulating GaAs substrate, a buffer layer provided

on the semi-insulating GaAs substrate and having a superlattice structure, and a second electron supply layer provided on the buffer layer and under the channel layer and composed of AlGaAs doped with n type impurities.

13. A manufacturing method for a heterojunction type compound semiconductor field effect transistor, the method comprising:

5

10

15

20

forming a channel layer composed of intrinsic GaAs or InGaAs on a compound semiconductor substrate;

forming a first electron supply layer composed of AlGaAs on the channel layer;

forming an electric field strength reducing layer composed of intrinsic InGaP on the electron supply layer;

forming a first contact layer composed of GaAs or InGaAs doped with n type impurities, on the electric field strength reducing layer;

forming a recess stopper layer composed of intrinsic InGaP, on the first contact layer;

forming, on the recess stopper layer, a second contact layer composed of GaAs doped with n type impurities of a concentration higher than that of the first contact layer;

25 wet-etching the second contact layer to form
a wide recess opening penetrating the second contact
layer using the recess stopper layer as a stopper;

forming a source electrode and a drain electrode on the second contact layer outside the wide recess opening so that the wide recess opening is sandwiched between the source electrode and the drain electrode;

wet-etching the first contact layer in the wide recess opening using the electric field strength reducing layer as a stopper;

5

10

15

20

25

wet-etching the electric field strength reducing layer in the wide recess opening to form a narrow recess opening penetrating the recess stopper layer, the first contact layer, and the electric field strength reducing layer using the first electron supply layer as a stopper; and

forming a gate electrode on a surface of the first electron supply layer exposed from a bottom of the narrow recess opening.

- 14. The manufacturing method for a heterojunction type compound semiconductor field effect transistor according to claim 13, wherein the compound semiconductor substrate includes a semi-insulating GaAs substrate, a buffer layer deposited and formed on the semi-insulating GaAs substrate and having a superlattice structure, and a second electron supply layer deposited and formed on the buffer layer and under the channel layer and composed of AlGaAs doped with n type impurities.
 - 15. A manufacturing method for a heterojunction

type compound semiconductor field effect transistor, the method comprising:

forming a channel layer composed of intrinsic GaAs or InGaAs on a compound semiconductor substrate;

forming a first electron supply layer composed of AlGaAs on the channel layer;

5

15

20

25

forming an electric field strength reducing layer composed of intrinsic InGaP on the electron supply layer;

forming a first contact layer composed of GaAs or InGaAs doped with n type impurities, on the electric field strength reducing layer;

forming a recess stopper layer composed of intrinsic InGaP, on the first contact layer;

forming, on the recess stopper layer, a second contact layer composed of GaAs doped with n type impurities of a concentration higher than that of the first contact layer;

wet-etching the second contact layer using the
recess stopper layer as a stopper;

wet-etching the recess stopper layer to form
a wide recess opening penetrating the second contact
layer and the recess stopper layer using the first
contact layer as a stopper;

forming a source electrode and a drain electrode on the second contact layer outside the wide recess opening so that the wide recess opening is sandwiched

between the source electrode and the drain electrode;

wet-etching the first contact layer in the wide recess opening using the electric field strength reducing layer as a stopper;

5

10

15

20

25

wet-etching the electric field strength reducing layer in the wide recess opening to form a narrow recess opening penetrating the first contact layer and the electric field strength reducing layer using the first electron supply layer as a stopper; and

forming a gate electrode on a surface of the electron supply layer exposed from a bottom of the narrow recess opening.

- 16. The manufacturing method for a heterojunction type compound semiconductor field effect transistor according to claim 15, wherein the compound semiconductor substrate includes a semi-insulating GaAs substrate, a buffer layer deposited and formed on the semi-insulating GaAs substrate and having a superlattice structure, and a second electron supply layer deposited and formed on the buffer layer and under the channel layer and composed of AlGaAs doped with n type impurities.
- 17. A manufacturing method for a heterojunction type compound semiconductor field effect transistor, the method comprising:

forming a channel layer composed of intrinsic GaAs or InGaAs on a compound semiconductor substrate;

forming a electron supply layer composed of AlGaAs on the channel layer;

forming an electric field strength reducing layer composed of intrinsic InGaP on the first electron supply layer;

forming a first contact layer composed of GaAs or InGaAs doped with n type impurities, on the electric field strength reducing layer;

forming a recess stopper layer composed of intrinsic InGaP, on the first contact layer;

5

10

15

20 .

forming, on the recess stopper layer, a second contact layer composed of GaAs doped with n type impurities of a concentration higher than that of the first contact layer;

wet-etching the second contact layer to form

a wide recess opening penetrating the second contact

layer using the recess stopper layer as a stopper;

forming a source electrode and a drain electrode on the second contact layer outside the wide recess opening so that the wide recess opening is sandwiched between the source electrode and the drain electrode;

wet-etching the recess stopper layer in the wide
recess opening using the first contact layer as a
stopper;

wet-etching the first contact layer in the wide recess opening to form a narrow recess opening penetrating the recess stopper layer and the first

contact layer using the electric field strength reducing layer as a stopper; and

5

10

15

20

25

forming a gate electrode on a surface of the electric field strength reducing layer exposed from a bottom of the narrow recess opening.

- 18. The manufacturing method for a heterojunction type compound semiconductor field effect transistor according to claim 17, wherein the compound semiconductor substrate includes a semi-insulating GaAs substrate, a buffer layer deposited and formed on the semi-insulating GaAs substrate and having a superlattice structure, and a second electron supply layer deposited and formed on the buffer layer and under the channel layer and composed of AlGaAs doped with n type impurities.
- 19. A manufacturing method for a heterojunction type compound semiconductor field effect transistor, the method comprising:

forming a channel layer composed of intrinsic GaAs or InGaAs on a compound semiconductor substrate;

forming a first electron supply layer composed of AlGaAs on the channel layer;

forming an electric field strength reducing layer composed of intrinsic InGaP on the electron supply layer;

forming a first contact layer composed of GaAs or InGaAs doped with n type impurities, on the electric

- 71 -

field strength reducing layer;

5

10

15

20

25

forming a recess stopper layer composed of intrinsic InGaP, on the first contact layer;

forming, on the recess stopper layer, a second contact layer composed of GaAs doped with n type impurities of a concentration higher than that of the first contact layer;

wet-etching the second contact layer using the recess stopper layer as a stopper;

wet-etching the recess stopper layer to form

a wide recess opening penetrating the second contact

layer and the recess stopper layer using the first

contact layer as a stopper;

forming a source electrode and a drain electrode on the second contact layer outside the wide recess opening so that the wide recess opening is sandwiched between the source electrode and the drain electrode;

wet-etching the first contact layer in the wide recess opening to form a narrow recess opening penetrating the first contact layer using the electric field strength reducing layer as a stopper; and

forming a gate electrode on a surface of the electric field strength reducing layer exposed from a bottom of the narrow recess opening.

20. The manufacturing method for a heterojunction type compound semiconductor field effect transistor according to claim 19, wherein the compound

semiconductor substrate includes a semi-insulating GaAs substrate, a buffer layer deposited and formed on the semi-insulating GaAs substrate and having a superlattice structure, and a second electron supply layer deposited and formed on the buffer layer and under the channel layer and composed of AlGaAs doped with n type impurities.

5